Abstract--The design of clock distribution networks in synchmnous digital systems presents enormous challenges. Controlling the clock signal delay in the presence of various noise sources, process parsmeter variations, and envimnrnental effects represents a fundamental problem in the design of high speed synchmnous cireuits. Two dinerent appmaches for enhancing the layout of the clock t l~e in order l o reduce the uncertainty of the clock signal are presented in this paper. The application of these techniques on a set of benchmark circuits demonstrates internsling tradeoffs among the aggregate clock buNer si=, the total wire lenglh of the clock tree, and the power dissipation.
I. INTRODUCTION The continuous quest for higher circuit performance has pushed clock frequencies deep into the gigahertz frequencies range, reducing the period of the clock signal well below a nanosecond. Deviations of the clock signal from a target delay can cause incorrect data to be latched within a register, resulting in a system malfunctioning. These deviations of the delay of a signal from a target value are described as delay uncertainty.
The uncertainty of the clock signal delay is caused by a number of factors that affect a clock distribution network, examples of which include process and environmental parameter variations (PEPV). Effects such as the non-uniformity of the gate oxide thickness and imperfections in the polysilicon etching process [I] can cause variations in the current Row within a transistor, thereby introducing delay uncertainty. In addition, variations in the geometric parameters of the interconnect wires introduce uncwdnry in the signal characteristics. Environmentally induced parameter variations caused by changes in the ambient temperature [2] and external radiation also introduce delay uncertainty. On-chip noise due to interconnect crosstalk [3] introduces additional delay uncertainty as the interconnect length increases and the wire-to-wire spacing becomes shorter. The sensitivity of a clock distribution network to these effects has become an issue of fundamental importance to the design of high performance synchronous systems. In this paper, a methodology for reducing the uncertainty in the clock signal delay is presented. The objective of this methodology is to satisfy delay uncertainty constraints at the most critical data paths of a circuit. The primary design concepts of the proposed methodology are described in section It. These concepts are implemented into two different design strategies described in section III. These design strategies have been applied to a set of benchmark circuits and interesting tradeoffs between the power dissipated by a clock tree and the clock tree area are described in section IV. and hold time constrainu of a combinational data path, the more sensitive the timing of a data path is to delay uncertainty. Reducing the delay uncertainty at the critical data paths is the primary objective of the two design techniques presented in this paper. In the first technique, this objective can be achieved by increasing the common portion Of the clock tree shared by the clock signals that drive the critical registers. The second technique leverages the size of clock buffers to reduce the clock signal delay uncertainty.
A. Common portion m n g clock parhs
The clock signal is distributed to sequentially-adjacent registers along different paths within a clock tree. The topology of a clock tree that specifies the hierarchy of the branch nodes within a tree can greatly affect the delay uncertainty introduced along the clock paths. In particular, as the common portion of two paths in a clock tree increases, the delay uncertainty between the leaves of these paths is likely to decrease. The common portion of the two paths can be increased hy separating these paths from a branch node deeper within the clock tree (closer to the leaf registers).
E. Clock buffer size
Inserting buffers along an interconnect line alleviates the quadratic dependence of the signal propagation delay on the line length, permitting a line to be modeled as a simple capacitive line rather than as an RC line. In addition, buffer insertion introduces uncertainty in the signal delay. Device parameter variations change the current Row within a buffer, thereby introducing Uncertainty in the buffer delay. Funhermore, crosstalk among interconnects causes variations in the effective load of a buffer, introducing additional uncertainty in the signal propagation delay. It has been shown in I41 that increasing the buffer size significantly reduces the delay uncertainty due to these effects.
CLOCK TREE LAYOUT DESIGN
In this section, the proposed design approaches are applied to the clock tree layout design process. The primary focus is on reducing the clock signal delay uncertainty, particularly among those signals that drive the most critical data paths within a circuit. A strategy that reduces the delay uncertainty by increasing the size of the buffers along the most critical clock paths is described in section III-A. An alternative strategy that combines the buffer sizing approach with a dedicated clock tree for the most critical registers is presented in section ID-B.
A. Buffer insertion and sizing
To investigate the effect of increasing buffer size on the delay uncertainty of a clock signal, a buffer insertion and sizing tool has been developed. The input to the buffer insertion tool is a minimal rectilinear Steiner tree that represents the clock tree layout. The total delay uncertainty of a signal propagating along a clock path is composed of the aforementioned terms, given the wire length of a path, the wire length of the subuees, and the size of the buffers driving those subtrees. If the resulting delay uncertainty is greater than the delay uncertainty constraints for the particular clock registers, the size of the buffers located along the non-common clock paths are iteratively increased to reduce the delay Uncertainty until the constraints are satisfied. delay uncertainty at the critical nodes is determined, the clock signal is disuibuted to the remaining clock registers and the mot of the dedicated tree through a minimal wire length clock "e.
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